

F i g.2





Fig.4


		CpTmE24Acs		
24bit	R	1		
_MODE	w	1		
(1)	N	0		
16bit	R	0		
_MODE (0)	w	Ó		
	2	0		
CpTmE24Acs=O				

When CPU 111 is allowed to access

State machine for controlling access from CPU 111 to external memory 102 (case of writing)



Bus cycle switching in address-data switching section 13



1 6bit_MODE

L: access to low-order byte of 16 bits

H: access to
 high-order byte of
 16 bits

CPU: access from CPU

2 4bit_MODE

L: access to low-order byte of 24 bits

M: access to middle-order byte of 24 bits

H: access to high-order
 byte of 24 bits
CPU: access from CPU

-: no access

F i g. 7








Fig.8




F i g. 9










	DSP2a	DSP2a DSP2b		control
_	R 1	R2	N	-
	R1	W2	N.	
_	R1	N ,	Ŗ1	
W 1		R2	R2 N	
W 1		W2	N	
_	W 1	N	W1	
	N	R2	R2	-
	N	W2	W2	
	N	N	N	

R: read W: write N: no access

R1	W 1	EA	c I D
0	0	1	DSP2b
1	0	0	DSP2a
0	1	0	DSP2a



	1	2	3	4	5	6	7	8	
DS	P2a R1	R1	N	N	W1	N	R1	N	•••••
DS	P2b N	N	R2	W2	N	N	N	N	
					- .				
After cont	rol R1	R1	R2	W2	W1	N	R1	N	

F i g. 17






Fig. 18

Ö





F i g. 20

